×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
北京大学 [25]
深圳先进技术研究院 [16]
北京航空航天大学 [5]
武汉大学 [4]
力学研究所 [2]
清华大学 [2]
更多...
内容类型
期刊论文 [29]
会议论文 [14]
其他 [14]
发表日期
2020 [1]
2019 [4]
2018 [1]
2017 [6]
2016 [18]
2015 [8]
更多...
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共57条,第1-10条
帮助
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
Comprehensive characterization of TSV etching performance with phase-contrast X-ray microtomography
期刊论文
JOURNAL OF SYNCHROTRON RADIATION, 2020, 卷号: 27, 页码: 1023-1032
作者:
Li, K
;
Deng, B
;
Zhang, HP
;
Yu, FC
;
Xue, YL
收藏
  |  
浏览/下载:10/0
  |  
提交时间:2021/09/06
SILICON VIAS
RETRIEVAL
PROFILE
Study on copper protrusion of through-silicon via in a 3-D integrated circuit
期刊论文
MATERIALS SCIENCE AND ENGINEERING A-STRUCTURAL MATERIALS PROPERTIES MICROSTRUCTURE AND PROCESSING, 2019, 卷号: 755, 页码: 66-74
作者:
Song M
;
Wei ZQ
;
Wang BY
;
Chen L
;
Chen L
收藏
  |  
浏览/下载:53/0
  |  
提交时间:2019/11/27
Through-silicon via
Cu protrusion
Annealing temperature
Electron backscatter diffraction
Finite element analysis
A New Prewetting Process of Through Silicon Vias (TSV) Electroplating for 3D Integration
期刊论文
JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2019, 卷号: 28, 期号: 3
作者:
Li, Cao
;
Nie, Jun
;
Zou, Jinglong
;
Liu, Sheng
收藏
  |  
浏览/下载:10/0
  |  
提交时间:2019/12/05
3D integration
prewetting
TSV electroplating
TSV filling
A new prewetting process of through silicon vias (TSV) electroplating for 3D integration
期刊论文
Journal of Microelectromechanical Systems, 2019, 卷号: 28, 期号: 3
作者:
Li, Cao
;
Nie, Jun
;
Zou, Jinglong
;
Liu, Sheng
;
Zheng, Huai
收藏
  |  
浏览/下载:11/0
  |  
提交时间:2019/12/05
Fabrication and Optimization of High Aspect Ratio Through-Silicon-Vias Electroplating for 3D Inductor
期刊论文
MICROMACHINES, 2018, 卷号: 9
作者:
Li, Haiwang
;
Liu, Jiasi
;
Xu, Tiantong
;
Xia, Jingchao
;
Tan, Xiao
收藏
  |  
浏览/下载:10/0
  |  
提交时间:2019/12/30
through-silicon-vias (TSV)
high aspect ratio
control variable method
electroplating
three-dimensional (3D) inductor
Investigation the Effect of Silane onto Fabricating Polymer Insulation Layer by Spin-coating for Through Silicon Vias
会议论文
Harbin, China
作者:
Qiang Liu
;
Guoping Zhang
;
Rong Sun
;
S. W. Ricky Lee
;
Ching-Ping Wong
收藏
  |  
浏览/下载:14/0
  |  
提交时间:2018/02/02
Fabrication and Comparison of Bumpless Wafer-on-Wafer Integration and Bump-Containing Chip-on-Chip Integration
期刊论文
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017
Guan, Yong
;
Zhu, Yunhui
;
Ma, Shenglin
;
Zeng, Qinghua
;
Chen, Jing
;
Jin, Yufeng
收藏
  |  
浏览/下载:6/0
  |  
提交时间:2017/12/03
3-D packaging
chip-on-chip (CoC) integration
reliability
through silicon via (TSV)
wafer-on-wafer (WoW) integration
PIEZORESISTIVE STRESS SENSOR
THROUGH-SILICON
RELIABILITY
INTERCONNECTS
VOLUME
VIAS
An Enhancement of Crosstalk Avoidance Code Based on Fibonacci Numeral System for Through Silicon Vias
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017
Cui, Xiaole
;
Cui, Xiaoxin
;
Ni, Yewen
;
Miao, Min
;
Jin Yufeng
收藏
  |  
浏览/下载:7/0
  |  
提交时间:2017/12/03
Crosstalk
crosstalk avoidance code (CAC)
Fibonacci number system (FNS)
redundant codeword
redundant number
through silicon via (TSV)
CHIP
DESIGN
An Effective Approach of Improving Electrical and Thermo-Mechanical Reliabilities of Through-Silicon Vias
期刊论文
2017, 卷号: 17, 页码: 106-112
作者:
Wang, Fengjuan
;
Yu, Ningmei
收藏
  |  
浏览/下载:3/0
  |  
提交时间:2019/12/20
Crosstalk noise
highly doped layer (HDL)
keep-out zone (KOZ)
through-silicon via (TSV)
©版权所有 ©2017 CSpace - Powered by
CSpace