中国开放科研知识云: 检索

验证码:

换一张

忘记密码？记住我

取消登录

CORC

首页
科研机构
检索
知识图谱
申请加入
托管服务

在结果中检索

科研机构

北京大学 [60]

内容类型

期刊论文 [17]

发表日期

知识图谱

CORC

已提交作品

待认领作品

已认领作品

未提交全文

浏览/检索结果: 共60条，第1-10条

帮助

限定条件	专题：北京大学第一署名单位第一作者单位通讯作者单位

已选(0)清除条数/页：排序方式：
	Insights Into the Power-Off and Power-On Transient Performance of Power-Rail ESD Clamp Circuits 期刊论文 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017 Lu, Guangyi; Wang, Yuan; Wang, Yize; Zhang, Xing 收藏 \| 浏览/下载：5/0 \| 提交时间：2017/12/03 Electrostatic discharge (ESD) ESD clamp circuit transient response soft failure DESIGN
	Low-Leakage ESD Power Clamp Design With Adjustable Triggering Voltage for Nanoscale Applications 期刊论文 IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017 Lu, Guangyi; Wang, Yuan; Wang, Yize; Zhang, Xing 收藏 \| 浏览/下载：7/0 \| 提交时间：2017/12/03 Electrostatic discharge (ESD) ESD power clamp false-triggering immunity leakage current triggering voltage TECHNOLOGY PROTECTION CIRCUITS
	A novel TLP-based method to deliver IEC 61000-4-2 ESD stress 期刊论文 IEICE ELECTRONICS EXPRESS, 2017 Wang, Yize; Wang, Yuan; Lu, Guangyi; Cao, Jian; Zhang, Xing 收藏 \| 浏览/下载：4/0 \| 提交时间：2017/12/03 electrostatic discharge (ESD) transmission line pulse (TLP) test SPICE model
	Power-Rail ESD Clamp Circuit with Parasitic-BJT and Channel Parallel Shunt Paths to Achieve Enhanced Robustness 期刊论文 IEICE TRANSACTIONS ON ELECTRONICS, 2017 Wang, Yuan; Lu, Guangyi; Wang, Yize; Zhang, Xing 收藏 \| 浏览/下载：3/0 \| 提交时间：2017/12/03 electrostatic discharge (ESD) robustness false-triggering immunity transmission-line-pulsing (TLP) test NANOSCALE CMOS TECHNOLOGY PROTECTION DESIGN NMOS
	A wafer-level characterization method of ESD protection circuits for both component-level and system-level applications 其他 2016-01-01 Wang, Yuan; Lu, Guangyi; Zhang, Xing 收藏 \| 浏览/下载：3/0 \| 提交时间：2017/12/03
	Optimization on Layout Strategy of Gate-Grounded NMOS for On-Chip ESD Protection in a 65-nm CMOS Process 期刊论文 IEICE TRANSACTIONS ON ELECTRONICS, 2016 Lu, Guangyi; Wang, Yuan; Zhang, Xing 收藏 \| 浏览/下载：5/0 \| 提交时间：2017/12/03 electrostatic discharge (ESD) gate-grounded NMOS (ggNMOS) substrate-pickup stripes transmission-line-pulsing (TLP) test DEVICES PICKUP TRANSISTORS TECHNOLOGY ROBUSTNESS IMPACT
	A novel SPICE circuit model of electrostatic discharge (ESD) generator 期刊论文 IEICE ELECTRONICS EXPRESS, 2016 Cao, Jian; Wang, Yize; Wang, Yuan; Lu, Guangyi; Zhang, Xing 收藏 \| 浏览/下载：6/0 \| 提交时间：2017/12/03 electrostatic discharge (ESD) Human Metal Mode (HMM) SPICE circuit model ESD gun
	A compact SCR model using advanced BJT models and standard SPICE elements 期刊论文 SCIENCE CHINA-INFORMATION SCIENCES, 2016 Cao, Jian; Xu, Jingya; Wang, Yuan; Lu, Guangyi; Zhang, Xing 收藏 \| 浏览/下载：6/0 \| 提交时间：2017/12/03 SPICE junction transistor bipolar editor adding impedance auxiliary mostly breakdown
	Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process 期刊论文 SCIENCE CHINA-INFORMATION SCIENCES, 2016 Lu, Guangyi; Wang, Yuan; Zhang, Lizhong; Cao, Jian; Zhang, Xing 收藏 \| 浏览/下载：3/0 \| 提交时间：2017/12/03 electrostatic discharge (ESD) power-rail ESD clamp circuit detection mechanism transient-noise immunity false triggering transmission line pulsing (TLP) test PROTECTION DESIGN
	Area-efficient transient power-rail electrostatic discharge clamp circuit with mis-triggering immunity in a 65-nm CMOS process 期刊论文 SCIENCE CHINA-INFORMATION SCIENCES, 2016 Wang, Yuan; Lu, Guangyi; Guo, Haibing; Cao, Jian; Jia, Song; Zhang, Xing 收藏 \| 浏览/下载：7/0 \| 提交时间：2017/12/03 electrostatic discharge (ESD) power-rail clamp circuit transmission line pulse (TLP) current mirror mis-triggering ESD PROTECTION SUPPLY CLAMP DESIGN

相关链接
欧盟学术资源开放存取平台
CALIS高校机构知识库
台湾学术机构典藏
香港机构知识库整合系统
中国科学院机构知识库网格系统

CORC
关于我们
服务条款
隐私条款

联系我们
0931-8270076
cspace@llas.ac.cn
China-OR

中文简体

©版权所有 ©2017 CSpace - Powered by CSpace