CORC

浏览/检索结果: 共5条,第1-5条 帮助

限定条件                
已选(0)清除 条数/页:   排序方式:
A Reconfigurable Pipelined Architecture for Convolutional Neural Network Acceleration 会议论文
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018-01-01
作者:  Xue, Chengbo[1];  Cao, Shan[2];  Jiang, Rongkun[3];  Yang, Hao[4]
收藏  |  浏览/下载:7/0  |  提交时间:2019/04/22
A Reconfigurable Pipelined Architecture for Convolutional Neural Network Acceleration 会议论文
IEEE International Symposium on Circuits and Systems, 2018-05-27
作者:  Chengbo Xue[1];  Shan Cao[2];  Rongkun Jiang[3];  Hao Yang[4]
收藏  |  浏览/下载:4/0  |  提交时间:2019/04/22
Chaotic Lag synchronization of coupled delayed neural networks and its applications in secure communication 期刊论文
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2005, 卷号: 24, 页码: 599-613
作者:  Zhou, Jin[1];  Chen, Tianping[2];  Xiang, Lan[3]
收藏  |  浏览/下载:8/0  |  提交时间:2019/05/10
A chaotic neural network for the graph coloring problem in VLSI channel routing 会议论文
2004 International Conference on Communications, Circuits and Systems, 2004-06-27
作者:  Gu, SH[1];  Yu, SN[2]
收藏  |  浏览/下载:3/0  |  提交时间:2019/05/10
Neural networks for logic circuits 期刊论文
Journal of Shanghai University, 1998, 卷号: 2, 页码: 144-147
作者:  Liu, Yongcai[1]
收藏  |  浏览/下载:1/0  |  提交时间:2019/05/11


©版权所有 ©2017 CSpace - Powered by CSpace