QQ客服 官方微博 反馈留言

	An architecture-level cache simulation framework supporting advanced PMA STT-MRAM
	Wu, Bi ; Cheng, Yuanqing ; Wang, Ying ; Todri-Sanial, Aida ; Sun, Guangyu ; Torres, Lionel ; Zhao, Weisheng
	2015
英文摘要	With integration density on-chip rocketing up, leakage power dominates the whole power budget of contemporary CMOS technology based memory, especially for SRAM based on-chip cache. To overcome the aggravating 'power wall' issue, some emerging memory technologies such as STT-MRAM (Spin transfer torque magnetic RAM), PCRAM (Phase change RAM), and ReRAM(Resistive RAM) are proposed as promising candidates for next generation cache design. Although there are several existing simulation tools available for cache design, such as NVSim and CACTI, they either cannot support the most advanced PMA (Perpendicular magnetic anisotropy) STT-MRAM model or lack the ability for multi-banked large capacity cache simulation. In this paper, we propose an architecture level design framework for cache design from device level up to array structure level, which can support the most advanced PMA STT-MRAM technology. The simulation results are analyzed and compared with those produced by NVSim, which prove the correctness of our framework. The potential benefits of PMA STT-MRAM used as multi-banked L2 and L3 cache are also investigated in the paper. We believe that our framework will be helpful for computer architecture researchers to adopt the PMA STT-MRAM in on-chip cache design. ? 2015 IEEE.; EI; 7-12
语种	英语
出处	IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2015
DOI标识	10.1109/NANOARCH.2015.7180576
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/436773]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Wu, Bi,Cheng, Yuanqing,Wang, Ying,et al. An architecture-level cache simulation framework supporting advanced PMA STT-MRAM. 2015-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。