Fabrication cost analysis for 2D, 2.5D, and 3D IC designs | |
Zhang, Chao ; Sun, Guangyu | |
2011 | |
英文摘要 | The interposer-based 2.5D technology has some advantages that are provided in the 3D technology, such as low interconnect delay, and high bandwidth, etc. In addition, the 2.5D technology can mitigate area overhead of TSVs and help reduce the temperature and binding cost. An extra interposer layer, however, is introduced for interconnect in a 2.5D design. With 2D, 2.5D, and 3D design options, the fabrication cost is an important metric to decide which technology should be adopted for different designs. In this paper, we present a cost estimation method for 2.5D ICs by extending a 3D floorplanning tool and the 3D cost models. This method can provide an estimated cost comparison among three technologies as a reference of choosing the strategy during the early design stage. We apply our method to several design benchmarks and compare the cost with different design strategies. Moreover, the interconnect delay and temperature results are also provided for comparison. ? 2011 IEEE.; EI; 0 |
语种 | 英语 |
DOI标识 | 10.1109/3DIC.2012.6263032 |
内容类型 | 其他 |
源URL | [http://ir.pku.edu.cn/handle/20.500.11897/327416] |
专题 | 信息科学技术学院 |
推荐引用方式 GB/T 7714 | Zhang, Chao,Sun, Guangyu. Fabrication cost analysis for 2D, 2.5D, and 3D IC designs. 2011-01-01. |
个性服务 |
查看访问统计 |
相关权益政策 |
暂无数据 |
收藏/分享 |
除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。
修改评论