QQ客服 官方微博 反馈留言

	An Integrated and Automated Memory Optimization Flow for FPGA Behavioral Synthesis
	Wang, Yuxin ; Zhang, Peng ; Cheng, Xu ; Cong, Jason
	2012
关键词	Behavioral Synthesis Memory Partitioning Memory Merging EMBEDDED SYSTEMS
英文摘要	Behavioral synthesis tools have made significant progress in compiling high-level programs into register-transfer level (RTL) specifications. But manually rewriting code is still necessary in order to obtain better quality of results in memory system optimization. In recent years different automated memory optimization techniques have been proposed and implemented, such as data reuse and memory partitioning, but the problem of integrating these techniques into an applicable flow to obtain a better performance has become a challenge. In this paper we integrate data reuse, loop pipelining, memory partitioning, and memory merging into an automated optimization flow (AMO) for FPGA behavioral synthesis. We develop memory padding to help in the memory partitioning of indices with modulo operations. Experimental results on Xilinx Virtex-6 FPGAs show that our integrated approach can gain an average 5.8x throughput and 4.55x latency improvement compared to the approach without memory partitioning. Moreover, memory merging saves up to 44.32% of block RAM (BRAM).; Computer Science, Hardware & Architecture; Computer Science, Software Engineering; EI; CPCI-S(ISTP); 2
语种	英语
DOI标识	10.1109/ASPDAC.2012.6164955
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/292865]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Wang, Yuxin,Zhang, Peng,Cheng, Xu,et al. An Integrated and Automated Memory Optimization Flow for FPGA Behavioral Synthesis. 2012-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。